

**UNIVERSITY OF SWAZILAND
SUPPLEMENTARY EXAMINATION JULY 2016**

FACULTY OF SCIENCE AND ENGINEERING

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

**TITLE OF PAPER: MICROCONTROLLERS AND MICROCOMPUTER
SYSTEMS**

COURSE CODE: EE423

TIME ALLOWED: THREE HOURS

INSTRUCTIONS:

- 1. There are four questions in this paper. Answer all questions. Each question carries 25 marks.**
- 2. If you think not enough data has been given in any question, you may assume any reasonable values stating your assumptions in each case.**

**THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN
BY THE INVIGILATOR**

THIS PAPER CONTAINS FIVE (5) PAGES INCLUDING THIS PAGE

QUESTION TWO (25 marks)

Consider the subroutine shown in Figure-Q2. Assume that it is run in a 16F84A clocked with a 8MHz crystal.

- (i) Calculate the delay that will be provided by this subroutine. (4 marks)
- (ii) How do you obtain a delay as close as possible to 0.5ms? (3 marks)
- (iii) Construct a subroutine that will give a delay as close as possible to 10ms using (ii) above with an aid of a flow chart. Your method must aim for a short program length and must show the necessary calculations required. (11 marks)
- (iv) Write the assembly code for (iii) above. (4 marks)
- (v) What is the actual delay produced by your subroutine in (iii) above? (3 marks)

```
delay    movlw   D2
         movwf   reg
loop     nop
         nop
         decfsz  reg,1
         goto   loop
         return
```

Figure-Q2


QUESTION THREE (25 marks)

- (a) The *PortB(0)* to *PortB(6)* pins of a 16F84A is connected to a common cathode seven segment LED display 'a' to 'g' respectively. The microcontroller runs on a RC clock oscillator of 60KHz.
- (i) Draw the complete circuit diagram marking the 16F84A pin numbers clearly. You may show the clock oscillator R and C without values.
- (5 marks)
- (ii) Construct a program flow chart/s with sufficient details and labels, which will display '16F' character by character in a continuous loop. Each character must be visible for 0.5sec. The flow charts of any subroutines must be given and the calculation of the values used must also be shown.
- (14 marks)
- (b) A serial temperature sensor is connected to the SPI communication port of a 16F877 which acts as the master. The microcontroller is running on a 3.579MHz crystal oscillator.
- (i) Draw a connection diagram between 16F877 and the sensor, giving the usual pin names. Also mark the relevant pin numbers of 16F877 used for this case.
- (3 marks)
- (ii) If the *SSPSTAT* and *SSPCON* registers are configured as 40h and 21h respectively, comment on the data rate limitations of the sensor.
- (3 marks)

QUESTION FOUR (25 marks)

- (a) In an assembly program for 16F84A, the *INTCON* register is set to *A8h*.
- (i) Describe the settings of the *INTCON* register.
(2 marks)
- (ii) When the program is executed, at a certain point the value of *INTCON* register is *2Dh*. Explain what is described by the *INTCON* register at this instant.
(3 marks)
- (iii) State the essential features to be included in an interrupt service routine.
(3 marks)
- (iv) The microcontroller is provided with a *4.096MHz* crystal oscillator and it is required to produce an interrupt in every *500μs*. Show a simple method to achieve this and give the settings of relevant registers. What is the value of *INTCON*, just after such an interrupt?
(5 marks)
- (b) An application uses the Analog to Digital Converter (ADC) of a 16F877.
- (i) The ADC is configured to have external voltage reference, four analog inputs, input channel 1 selected for the conversion and ADC turned *ON*. If the conversion is not yet started, show the settings of the relevant registers. State your assumptions.
(5 marks)
- (ii) If the conversion is started and not yet finished, show the contents of these registers.
(2 marks)
- (iii) If a *4.096MHz* crystal oscillator is used, select values for *ADCS1* and *ADCS0* bits in the *ADCON0* register justifying the answer.
(3 marks)
- (iv) What is the minimum acquisition time and the minimum conversion time considering the values in (iii) above?
(2 marks)

PIC 16F84A



File Address	Indirect addr. ⁽¹⁾	Indirect addr. ⁽¹⁾	File Address
00h	Indirect addr. ⁽¹⁾	Indirect addr. ⁽¹⁾	80h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h	EEDATA	EECON1	88h
09h	EEADR	EECON2 ⁽¹⁾	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch			8Ch
	68 General Purpose Registers (SRAM)	Mapped (accesses in Bank 0)	
4Fh			CFh
50h			D0h

STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	\overline{TO}	PD	Z	DC	C	
bit 7								bit 0

Unimplemented: Maintain as '0'

RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

\overline{TO} : Time-out bit

1 = After power-up, CLRWD \overline{T} instruction, or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-down bit

1 = After power-up or by the CLRWD \overline{T} instruction

0 = By execution of the SLEEP instruction

Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

PIC 16F84A**OPTION REGISTER (ADDRESS 81h)**

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7						bit 0	

RBPU: PORTB Pull-up Enable bit

- 1 = PORTB pull-ups are disabled
- 0 = PORTB pull-ups are enabled by individual port latch values

INTEDG: Interrupt Edge Select bit

- 1 = Interrupt on rising edge of RB0/INT pin
- 0 = Interrupt on falling edge of RB0/INT pin

T0CS: TMR0 Clock Source Select bit

- 1 = Transition on RA4/T0CKI pin
- 0 = Internal instruction cycle clock (CLKOUT)

T0SE: TMR0 Source Edge Select bit

- 1 = Increment on high-to-low transition on RA4/T0CKI pin
- 0 = Increment on low-to-high transition on RA4/T0CKI pin

PSA: Prescaler Assignment bit

- 1 = Prescaler is assigned to the WDT
- 0 = Prescaler is assigned to the Timer0 module

PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-x						
GIE	EEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF
bit 7						bit 0	

GIE: Global Interrupt Enable bit

- 1 = Enables all unmasked interrupts
- 0 = Disables all interrupts

EEIE: EE Write Complete Interrupt Enable bit

- 1 = Enables the EE Write Complete interrupts
- 0 = Disables the EE Write Complete interrupt

T0IE: TMR0 Overflow Interrupt Enable bit

- 1 = Enables the TMR0 interrupt
- 0 = Disables the TMR0 interrupt

INTE: RB0/INT External Interrupt Enable bit

- 1 = Enables the RB0/INT external interrupt
- 0 = Disables the RB0/INT external interrupt

RBIE: RB Port Change Interrupt Enable bit

- 1 = Enables the RB port change interrupt
- 0 = Disables the RB port change interrupt

T0IF: TMR0 Overflow Interrupt Flag bit

- 1 = TMR0 register has overflowed (must be cleared in software)
- 0 = TMR0 register did not overflow

INTF: RB0/INT External Interrupt Flag bit

- 1 = The RB0/INT external interrupt occurred (must be cleared in software)
- 0 = The RB0/INT external interrupt did not occur

RBIF: RB Port Change Interrupt Flag bit

- 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
- 0 = None of the RB7:RB4 pins have changed state


16F84A and 16F877

Mnemonic, Operands	Description	Cycles	14-Bit Opcode			Status Affected	Notes		
			MSb		LSb				
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRWF	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECf	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	<u>TO,PD</u>	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from Interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	<u>TO,PD</u>	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

- Note 1:** When an I/O register is modified as a function of itself (e.g., `MOVF PORTB, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- Note 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- Note 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

PIC 16F877

Pin Diagram



PIC 16F877**SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h)**

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF
bit 7						bit 0	

SMP: Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in slave mode

In I²C Master or Slave mode:

1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0 = Slew rate control enabled for high speed mode (400 kHz)

CKE: SPI Clock Edge Select (Figure 9-2, Figure 9-3 and Figure 9-4)

SPI mode:

For CKP = 0

1 = Data transmitted on rising edge of SCK

0 = Data transmitted on falling edge of SCK

For CKP = 1

1 = Data transmitted on falling edge of SCK

0 = Data transmitted on rising edge of SCK

In I²C Master or Slave mode:

1 = Input levels conform to SMBus spec

0 = Input levels conform to I²C specs

D/A: Data/Address bit (I²C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

P: STOP bit

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)

0 = STOP bit was not detected last

S: START bit

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)

0 = START bit was not detected last

R/W: Read/Write bit information (I²C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit or not ACK bit.

In I²C Slave mode:

1 = Read

0 = Write

In I²C Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

Logical OR of this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.

UA: Update Address (10-bit I²C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

BF: Buffer Full Status bit

Receive (SPI and I²C modes):

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only):

1 = Data transmit in progress (does not include the ACK and STOP bits), SSPBUF is full

0 = Data transmit complete (does not include the ACK and STOP bits), SSPBUF is empty

PIC 16F877**SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)**

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | bit 0 | |

WCOL: Write Collision Detect bit

Master mode:

1 = A write to SSPBUF was attempted while the I2C conditions were not valid

0 = No collision

Slave mode:

1 = SSPBUF register is written while still transmitting the previous word (must be cleared in software)

0 = No collision

SSPOV: Receive Overflow Indicator bit

In SPI mode:

1 = A new byte is received while SSPBUF holds previous data. Data in SSPSR is lost on overflow. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid overflows. In Master mode, the overflow bit is not set, since each operation is initiated by writing to the SSPBUF register. (Must be cleared in software.)

0 = No overflow

In I²C mode:

1 = A byte is received while the SSPBUF is holding the previous byte. SSPOV is a "don't care" in Transmit mode. (Must be cleared in software.)

0 = No overflow

SSPEN: Synchronous Serial Port Enable bit

In SPI mode:

When enabled, these pins must be properly configured as input or output

1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In I²C mode:

When enabled, these pins must be properly configured as input or output

1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

CKP: Clock Polarity Select bit

In SPI mode:

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I²C Slave mode:

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C Master mode:

Unused in this mode

SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control enabled.

0101 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin.

0110 = I²C Slave mode, 7-bit address

0111 = I²C Slave mode, 10-bit address

1000 = I²C Master mode, clock = Fosc / (4 * (SSPADD+1))

1011 = I²C Firmware Controlled Master mode (slave idle)

1110 = I²C Firmware Controlled Master mode, 7-bit address with START and STOP bit interrupts enabled

1111 = I²C Firmware Controlled Master mode, 10-bit address with START and STOP bit interrupts enabled

1001, 1010, 1100, 1101 = Reserved

PIC 16F877

PIC16F877/876 REGISTER FILE MAP

File Address		File Address		File Address		File Address			
Indirect addr. ^(*)	00h	Indirect addr. ^(*)	80h	Indirect addr. ^(*)	100h	Indirect addr. ^(*)	180h		
TMRO	01h	OPTION_REG	81h	TMRO	101h	OPTION_REG	181h		
PCL	02h	PCL	82h	PCL	102h	PCL	182h		
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h		
FSR	04h	FSR	84h	FSR	104h	FSR	184h		
PORTA	05h	TRISA	85h		105h		185h		
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h		
PORTC	07h	TRISC	87h		107h		187h		
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h		
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h		
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah		
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh		
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch		
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh		
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved	18Eh		
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved	18Fh		
T1CON	10h		90h	General Purpose Register 16 Bytes	110h	General Purpose Register 16 Bytes	190h		
TMR2	11h	SSPCON2	91h		111h		191h		
T2CON	12h	PR2	92h		112h		192h		
SSPBUF	13h	SSPADD	93h		113h		193h		
SSPCON	14h	SSPSTAT	94h		114h		194h		
CCPR1L	15h		95h		115h		195h		
CCPR1H	16h		96h		116h		196h		
CCP1CON	17h		97h		117h		197h		
RCSTA	18h	TXSTA	98h		118h		198h		
TXREG	19h	SPBRG	99h		119h		199h		
RCREG	1Ah		9Ah	11Ah	19Ah				
CCPR2L	1Bh		9Bh	11Bh	19Bh				
CCPR2H	1Ch		9Ch	11Ch	19Ch				
CCP2CON	1Dh		9Dh	11Dh	19Dh				
ADRESH	1Eh	ADRESL	9Eh	11Eh	19Eh				
ADCON0	1Fh	ADCON1	9Fh	11Fh	19Fh				
General Purpose Register 96 Bytes	20h	General Purpose Register 80 Bytes	A0h	General Purpose Register 80 Bytes	120h	General Purpose Register 80 Bytes	1A0h		
	accesses 70h-7Fh		EFh		accesses 70h-7Fh		16Fh	accesses 70h-7Fh	1EFh
			F0h				170h		1F0h
	7Fh		FFh		17Fh		1FFh		
Bank 0		Bank 1		Bank 2		Bank 3			

■ Unimplemented data memory locations, read as '0'.
 * Not a physical register.

Note 1: These registers are not implemented on the PIC16F876.
Note 2: These registers are reserved, maintain these registers clear.

PIC 16F877**ADCON0 REGISTER (ADDRESS: 1Fh)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7							bit 0

ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from the internal A/D module RC oscillator)

CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0)

001 = channel 1, (RA1/AN1)

010 = channel 2, (RA2/AN2)

011 = channel 3, (RA3/AN3)

100 = channel 4, (RA5/AN4)

101 = channel 5, (RE0/AN5)⁽¹⁾110 = channel 6, (RE1/AN6)⁽¹⁾111 = channel 7, (RE2/AN7)⁽¹⁾**GO/DONE: A/D Conversion Status bit****If ADON = 1:**

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)

Unimplemented: Read as '0'**ADON: A/D On bit**

1 = A/D converter module is operating

0 = A/D converter module is shut-off and consumes no operating current

PIC 16F877

ADCON1 REGISTER (ADDRESS 9Fh)

U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM				PCFG3	PCFG2	PCFG1	PCFG0
bit 7				bit 0			

ADFM: A/D Result Format Select bit

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.

0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

Unimplemented: Read as '0'

PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN7 ⁽¹⁾ RE2	AN6 ⁽¹⁾ RE1	AN5 ⁽¹⁾ RE0	AN4 RA5	AN3 RA3	AN2 RA2	AN1 RA1	AN0 RA0	VREF+	VREF-	CHAN/ Refs ⁽²⁾
0000	A	A	A	A	A	A	A	A	VDD	VSS	8/0
0001	A	A	A	A	VREF+	A	A	A	RA3	VSS	7/1
0010	D	D	D	A	A	A	A	A	VDD	VSS	5/0
0011	D	D	D	A	VREF+	A	A	A	RA3	VSS	4/1
0100	D	D	D	D	A	D	A	A	VDD	VSS	3/0
0101	D	D	D	D	VREF+	D	A	A	RA3	VSS	2/1
011x	D	D	D	D	D	D	D	D	VDD	VSS	0/0
1000	A	A	A	A	VREF+	VREF-	A	A	RA3	RA2	6/2
1001	D	D	A	A	A	A	A	A	VDD	VSS	6/0
1010	D	D	A	A	VREF+	A	A	A	RA3	VSS	5/1
1011	D	D	A	A	VREF+	VREF-	A	A	RA3	RA2	4/2
1100	D	D	D	A	VREF+	VREF-	A	A	RA3	RA2	3/2
1101	D	D	D	D	VREF+	VREF-	A	A	RA3	RA2	2/2
1110	D	D	D	D	D	D	D	A	VDD	VSS	1/0
1111	D	D	D	D	VREF+	VREF-	D	A	RA3	RA2	1/2

A = Analog input D = Digital I/O

Note 1: These channels are not available on PIC16F873/876 devices.

Note 2: This column indicates the number of analog channels available as A/D inputs and the number of analog channels used as voltage reference inputs.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown