

UNIVERSITY OF SWAZILAND
MAIN EXAMINATION, SECOND SEMESTER MAY 2018

FACULTY OF SCIENCE AND ENGINEERING

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

TITLE OF PAPER: INTRODUCTION TO PROGRAMMABLE ARRAYS AND
MICROCONTROLLERS

COURSE CODE: EEE324

TIME ALLOWED: THREE HOURS

INSTRUCTIONS:

1. There are five questions in this paper. Answer any FOUR questions. Each question carries 25 marks.
2. If you think not enough data has been given in any question, you may assume any reasonable values stating your assumptions in each case.
3. You may find some useful data at the end of the paper.

**THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN
BY THE INVIGILATOR**

THIS PAPER CONTAINS SEVEN (6) PAGES INCLUDING THIS PAGE

QUESTION ONE (25 marks)

- (a) State what is meant by 1K x 4 RAM?

Show with the aid of a clear diagram, how you are going to implement a 4K x 4 RAM using 1K x 4 RAM chips.

Assume that the 1K x 4 RAM chips have address, data input, data output (3-state), enable and R/\overline{W} lines.

(10 marks)

- (b) Implement the logic functions $A(x, y, z) = \Sigma (3, 5, 6, 7)$ and

$B(x, y, z) = \Sigma (1, 2, 3, 5)$ using a PLA with four product terms. Provide the programming table and draw the connection map. Show the steps of your derivation.

What is the minimum size of the PLA required?

(15 marks)

QUESTION TWO (25 marks)

(a) State briefly the features of a CISC type microcontroller.

(4 marks)

(b) Using a block diagram, show the organization of a microprocessor based system of your choice and identify the use of each block.

(6 marks)

(c) What are the type of memories available in a 16F84A and indicate their use in programming.

(4 marks)

(d) Answer the following with respect to 16F84A.

- Events that will take place in the microcontroller when a subroutine is called.

(5 marks)

- Machine codes (op-codes) for the following.

btfsc status, 2

retlw .140

movf intcon, w

(6 marks)

QUESTION THREE (25 marks)

The *PortA*(1) of a 16F84A is required to drive a LED in such a way that it is *ON* and *OFF* for 1.2 seconds respectively. This process should continue repeatedly. Assume that the 16F84A is used with a 45kHz clock in *RC* mode.

- (a) Draw the complete hardware circuit for this application indicating the pin numbers of 16F84A and stating the functions of the external components connected. No need to provide the values of R and C of the oscillator.

(5 marks)

- (b) Draw a flow chart for this system which can be an aid to write a program. You need to show the derivation of any values used.

(10 marks)

- (c) Write the assembly code for the following sections of a program based on your flow chart stating any assumptions.

- Configuration of ports and other important registers.

(4 marks)

- Section / subroutine producing the delay of 1.2 seconds.

(6 marks)

QUESTION FOUR (25 marks)

(a) A program is written to use a 16F84A microcontroller.

- (i) The value of INTCON register at the initialization is *E8h*. Explain what is explained by this configuration.

(4 marks)

- (ii) When running the program, if a TMR0 interrupt occurred, what will be the value of INTCON register?

(4 marks)

- (iii) Assume that the program needs to generate a regular interrupt in every *5ms*. Show the settings needed in relevant registers in the program to achieve this, supported with your calculations. Assume that a *3.277MHz* crystal oscillator is used as the clock.

(7 marks)

(b) An application is designed to use a PIC 16F877 microcontroller with a *8MHz* crystal oscillator.

- (i) The Analog to Digital Converter (ADC) of the device is to be used only with three analog inputs with an internal voltage reference. Show the settings of the relevant registers giving reasons. Assume that the channel 1 is selected and the ADC is turned on but not started to convert. You may assume that the ADC output is left justified.

(6 marks)

- (ii) What is the relevance of minimum acquisition of a ADC?

Indicate how it is incorporated in a program using 16F877.

(4 marks)

QUESTION FIVE (25 marks)

(a) A serial device supporting SPI is connected to a PIC 16F877 microcontroller.

- (i) Draw a circuit diagram to show the interconnections of the device and the microcontroller. The pins of the device are, DIN (data in), DOUT (data out), SCLK (serial clock) and \overline{CS} (chip select). Mark **only** the relevant pin numbers of the microcontroller used for the interconnection.

(6 marks)

- (ii) State briefly in point form, the sequence of events in the data transfer between the two devices.


(9 marks)

(b) Assume that the serial device has a maximum data rate of $150kHz$ and the microcontroller is running on a $8MHz$ crystal oscillator.

Show the settings of the SSPCON, SSPSTAT registers. Your settings may include, high idle state of clock, data sampling at the middle of the bit period and the data transfers are on the falling edge of the clock.

(10 marks)

PIC 16F84A



File Address		File Address
00h	indirect addr. ⁽¹⁾	80h
01h	TMR0	OPTION_REG
02h	PCL	PCL
03h	STATUS	STATUS
04h	FSR	FSR
05h	PORTA	TRISA
06h	PORTB	TRISB
07h		
08h	EEDATA	EECON1
09h	EEADR	EECON2 ⁽¹⁾
0Ah	PCLATH	PCLATH
0Bh	INTCON	INTCON
0Ch		
	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0
4Fh		CFh
50h		D0h

STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	C
bit 7							bit 0

Unimplemented: Maintain as '0'

RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

TO: Time-out bit

1 = After power-up, CLRWD_T instruction, or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-down bit

1 = After power-up or by the CLRWD_T instruction

0 = By execution of the SLEEP instruction

Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRC, RLC) instructions, this bit is loaded with either the high or low order bit of the source register.

PIC 16F84A

OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
R6PU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

R6PU: PORTB Pull-up Enable bit

- 1 = PORTB pull-ups are disabled
- 0 = PORTB pull-ups are enabled by individual port latch values

INTEDG: Interrupt Edge Select bit

- 1 = Interrupt on rising edge of RB0/INT pin
- 0 = Interrupt on falling edge of RB0/INT pin

T0CS: TMR0 Clock Source Select bit

- 1 = Transition on RA4/T0CKI pin
- 0 = Internal instruction cycle clock (CLKOUT)

T0SE: TMR0 Source Edge Select bit

- 1 = Increment on high-to-low transition on RA4/T0CKI pin
- 0 = Increment on low-to-high transition on RA4/T0CKI pin

PSA: Prescaler Assignment bit

- 1 = Prescaler is assigned to the WDT
- 0 = Prescaler is assigned to the Timer0 module

PS2:PS0: Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	EEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF
bit 7							bit 0

GIE: Global Interrupt Enable bit

- 1 = Enables all unmasked interrupts
- 0 = Disables all interrupts

EEIE: EE Write Complete Interrupt Enable bit

- 1 = Enables the EE Write Complete interrupts
- 0 = Disables the EE Write Complete interrupt

T0IE: TMR0 Overflow Interrupt Enable bit

- 1 = Enables the TMR0 interrupt
- 0 = Disables the TMR0 interrupt

INTE: RB0/INT External Interrupt Enable bit

- 1 = Enables the RB0/INT external interrupt
- 0 = Disables the RB0/INT external interrupt

RBIE: RB Port Change Interrupt Enable bit

- 1 = Enables the RB port change interrupt
- 0 = Disables the RB port change interrupt

T0IF: TMR0 Overflow Interrupt Flag bit

- 1 = TMR0 register has overflowed (must be cleared in software)
- 0 = TMR0 register did not overflow

INTF: RB0/INT External Interrupt Flag bit

- 1 = The RB0/INT external interrupt occurred (must be cleared in software)
- 0 = The RB0/INT external interrupt did not occur

RBIF: RB Port Change Interrupt Flag bit

- 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
- 0 = None of the RB7:RB4 pins have changed state


16F84A and 16F877

Mnemonic, Operands		Description	Cycles	14-Bit Opcode		Status Affected	Notes
				MSb	LSb		
BYTE-ORIENTED FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111 dfff ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101 dfff ffff	Z	1,2
CLRF	f	Clear f	1	00	0001 1fff ffff	Z	2
CLRWF	-	Clear W	1	00	0001 0xxx xxxx	Z	
COMF	f, d	Complement f	1	00	1001 dfff ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011 dfff ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011 dfff ffff		1,2,3
INCF	f, d	Increment f	1	00	1010 dfff ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111 dfff ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100 dfff ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000 dfff ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000 1fff ffff		
NOP	-	No Operation	1	00	0000 0xxx 0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101 dfff ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100 dfff ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010 dfff ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110 dfff ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110 dfff ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb bfff ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb bfff ffff		1,2
BTFSZ	f, b	Bit Test f, Skip If Clear	1 (2)	01	10bb bfff ffff		3
BTFSZ	f, b	Bit Test f, Skip If Set	1 (2)	01	11bb bfff ffff		3
LITERAL AND CONTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x kkkk kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001 kkkk kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk kkkk kkkk		
CLRWDAT	-	Clear Watchdog Timer	1	00	0000 0110 0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk kkkk kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000 kkkk kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx kkkk kkkk		
RETFIE	-	Return from interrupt	2	00	0000 0000 1001		
RETLW	k	Return with literal in W	2	11	01xx kkkk kkkk		
RETURN	-	Return from Subroutine	2	00	0000 0000 1000		
SLEEP	-	Go into standby mode	1	00	0000 0110 0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x kkkk kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010 kkkk kkkk	Z	

- Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

PIC 16F877

Pin Diagram



PIC 16F877

SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF
bit 7							bit 0

SMP: Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in slave mode

In I²C Master or Slave mode:

1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0 = Slew rate control enabled for high speed mode (400 kHz)

CKE: SPI Clock Edge Select (Figure 9-2, Figure 9-3 and Figure 9-4)

SPI mode:

For CKP = 0

1 = Data transmitted on rising edge of SCK

0 = Data transmitted on falling edge of SCK

For CKP = 1

1 = Data transmitted on falling edge of SCK

0 = Data transmitted on rising edge of SCK

In I²C Master or Slave mode:

1 = Input levels conform to SMBus spec

0 = Input levels conform to I²C specs

D/A: Data/Address bit (I²C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

P: STOP bit

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)

0 = STOP bit was not detected last

S: START bit

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)

0 = START bit was not detected last

R/W: Read/Write bit Information (I²C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit or not ACK bit.

In I²C Slave mode:

1 = Read

0 = Write

In I²C Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

Logical OR of this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.

UA: Update Address (10-bit I²C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

BF: Buffer Full Status bit

Receive (SPI and I²C modes):

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only):

1 = Data transmit in progress (does not include the ACK and STOP bits), SSPBUF is full

0 = Data transmit complete (does not include the ACK and STOP bits), SSPBUF is empty

PIC 16F877

SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit 0

WCOL: Write Collision Detect bit

Master mode:

1 = A write to SSPBUF was attempted while the I2C conditions were not valid

0 = No collision

Slave mode:

1 = SSPBUF register is written while still transmitting the previous word (must be cleared in software)

0 = No collision

SSPOV: Receive Overflow Indicator bit

In SPI mode:

1 = A new byte is received while SSPBUF holds previous data. Data in SSPSR is lost on overflow. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid overflows. In Master mode, the overflow bit is not set, since each operation is initiated by writing to the SSPBUF register. (Must be cleared in software.)

0 = No overflow

In I²C mode:

1 = A byte is received while the SSPBUF is holding the previous byte. SSPOV is a "don't care" in Transmit mode. (Must be cleared in software.)

0 = No overflow

SSPEN: Synchronous Serial Port Enable bit

In SPI mode,

When enabled, these pins must be properly configured as input or output

1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In I²C mode,

When enabled, these pins must be properly configured as input or output

1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

CKP: Clock Polarity Select bit

In SPI mode:

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I²C Slave mode:

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C Master mode:

Unused in this mode

SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.

0110 = I²C Slave mode, 7-bit address

0111 = I²C Slave mode, 10-bit address

1000 = I²C Master mode, clock = Fosc / (4 * (SSPADD+1))

1011 = I²C Firmware Controlled Master mode (slave idle)

1110 = I²C Firmware Controlled Master mode, 7-bit address with START and STOP bit interrupts enabled

1111 = I²C Firmware Controlled Master mode, 10-bit address with START and STOP bit interrupts enabled

1001, 1010, 1100, 1101 = Reserved

PIC 16F877

PIC16F877/876 REGISTER FILE MAP

File Address	File Address	File Address	File Address
Indirect addr. ^(*) 00h	Indirect addr. ^(*) 80h	Indirect addr. ^(*) 100h	Indirect addr. ^(*) 180h
TMR0 01h	OPTION_REG 81h	TMR0 101h	OPTION_REG 181h
PCL 02h	PCL 82h	PCL 102h	PCL 182h
STATUS 03h	STATUS 83h	STATUS 103h	STATUS 183h
FSR 04h	FSR 84h	FSR 104h	FSR 184h
PORTA 05h	TRISA 85h	PORTB 105h	TRISB 185h
PORTB 06h	TRISB 86h	PORTB 106h	TRISB 186h
PORTC 07h	TRISC 87h	PORTB 107h	TRISB 187h
PORTD ⁽¹⁾ 08h	TRISD ⁽¹⁾ 88h	PORTB 108h	TRISB 188h
PORTE ⁽¹⁾ 09h	TRISE ⁽¹⁾ 89h	PORTB 109h	TRISB 189h
PCLATH 0Ah	PCLATH 8Ah	PCLATH 10Ah	PCLATH 18Ah
INTCON 0Bh	INTCON 8Bh	INTCON 10Bh	INTCON 18Bh
PIR1 0Ch	PIE1 8Ch	EEDATA 10Ch	EECON1 18Ch
PIR2 0Dh	PIE2 8Dh	EEADR 10Dh	EECON2 18Dh
TMR1L 0Eh	PCON 8Eh	EEDATH 10Eh	Reserved 18Eh
TMR1H 0Fh	Reserved 8Fh	EEADRH 10Fh	Reserved 18Fh
T1CON 10h	Reserved 90h	General Purpose Register 110h	General Purpose Register 190h
TMR2 11h	SSPCON2 91h	General Purpose Register 111h	General Purpose Register 191h
T2CON 12h	PR2 92h	General Purpose Register 112h	General Purpose Register 192h
SSPBUF 13h	SSPADD 93h	General Purpose Register 113h	General Purpose Register 193h
SSPCON 14h	SSPSTAT 94h	General Purpose Register 114h	General Purpose Register 194h
CCPR1L 15h	Reserved 95h	General Purpose Register 115h	General Purpose Register 195h
CCPR1H 16h	Reserved 96h	General Purpose Register 116h	General Purpose Register 196h
CCP1CON 17h	Reserved 97h	General Purpose Register 117h	General Purpose Register 197h
RCSTA 18h	TXSTA 98h	General Purpose Register 118h	General Purpose Register 198h
TXREG 19h	SPBRG 99h	General Purpose Register 119h	General Purpose Register 199h
RCREG 1Ah	Reserved 9Ah	General Purpose Register 11Ah	General Purpose Register 19Ah
CCPR2L 1Bh	Reserved 9Bh	General Purpose Register 11Bh	General Purpose Register 19Bh
CCPR2H 1Ch	Reserved 9Ch	General Purpose Register 11Ch	General Purpose Register 19Ch
CCP2CON 1Dh	Reserved 9Dh	General Purpose Register 11Dh	General Purpose Register 19Dh
ADRESH 1Eh	ADRESL 9Eh	General Purpose Register 11Eh	General Purpose Register 19Eh
ADCON0 1Fh	ADCON1 9Fh	General Purpose Register 11Fh	General Purpose Register 19Fh
General Purpose Register 96 Bytes 20h	General Purpose Register 80 Bytes A0h	General Purpose Register 80 Bytes 120h	General Purpose Register 80 Bytes 1A0h
Bank 0 7Fh	Bank 1 EFh	Bank 2 16Fh	Bank 3 1EFh
	accesses 70h-7Fh F0h	accesses 70h-7Fh 170h	accesses 70h-7Fh 1F0h
			1FFh

Unimplemented data memory locations, read as '0'.

* Not a physical register.

Note 1: These registers are not implemented on the PIC16F876.

2: These registers are reserved, maintain these registers clear.

PIC 16F877

ADCON0 REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7							bit 0

ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = $F_{osc}/2$

01 = $F_{osc}/8$

10 = $F_{osc}/32$

11 = FRC (clock derived from the internal A/D module RC oscillator)

CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0)

001 = channel 1, (RA1/AN1)

010 = channel 2, (RA2/AN2)

011 = channel 3, (RA3/AN3)

100 = channel 4, (RA5/AN4)

101 = channel 5, (RE0/AN5)⁽¹⁾

110 = channel 6, (RE1/AN6)⁽¹⁾

111 = channel 7, (RE2/AN7)⁽¹⁾

GO/DONE: A/D Conversion Status bit

If ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)

Unimplemented: Read as '0'

ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shut-off and consumes no operating current

PIC 16F877

ADCON1 REGISTER (ADDRESS 9Fh)

U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM				PCFG3	PCFG2	PCFG1	PCFG0
bit 7				bit 0			

ADFM: A/D Result Format Select bit

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.

0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

Unimplemented: Read as '0'

PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN7 ⁽¹⁾ RE2	AN6 ⁽¹⁾ RE1	AN5 ⁽¹⁾ RE0	AN4 RA5	AN3 RA3	AN2 RA2	AN1 RA1	AN0 RA0	VREF+	VREF-	CHAN/ Refs ⁽²⁾
0000	A	A	A	A	A	A	A	A	VDD	VSS	8/0
0001	A	A	A	A	VREF+	A	A	A	RA3	VSS	7/1
0010	D	D	D	A	A	A	A	A	VDD	VSS	5/0
0011	D	D	D	A	VREF+	A	A	A	RA3	VSS	4/1
0100	D	D	D	D	A	D	A	A	VDD	VSS	3/0
0101	D	D	D	D	VREF+	D	A	A	RA3	VSS	2/1
011x	D	D	D	D	D	D	D	D	VDD	VSS	0/0
1000	A	A	A	A	VREF+	VREF-	A	A	RA3	RA2	6/2
1001	D	D	A	A	A	A	A	A	VDD	VSS	6/0
1010	D	D	A	A	VREF+	A	A	A	RA3	VSS	5/1
1011	D	D	A	A	VREF+	VREF-	A	A	RA3	RA2	4/2
1100	D	D	D	A	VREF+	VREF-	A	A	RA3	RA2	3/2
1101	D	D	D	D	VREF+	VREF-	A	A	RA3	RA2	2/2
1110	D	D	D	D	D	D	D	A	VDD	VSS	1/0
1111	D	D	D	D	VREF+	VREF-	D	A	RA3	RA2	1/2

A = Analog input D = Digital I/O

Note 1: These channels are not available on PIC16F873/876 devices.

2: This column indicates the number of analog channels available as A/D inputs and the number of analog channels used as voltage reference inputs.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

The diagram illustrates the internal structure and signal flow of the USART module. Key components and their connections include:

- TXREG Register:** Connected to the Data Bus and TXIF. It outputs 8 bits to the TSR Register.
- TSR Register:** An 8-bit shift register (MSb to LSb) that receives data from TXREG and outputs to the Pin Buffer and Control. It is also connected to TXEN and Baud Rate CLK.
- Baud Rate Generator:** Contains the SPBRG register, which provides Baud Rate CLK to the TSR Register.
- Pin Buffer and Control:** Receives data from the TSR Register and controls the RC6/TX/CK pin. It is also connected to TRMT and SPEN.
- Control and Status Signals:**
 - TXIF:** Flag indicating the TXREG register is full.
 - TXIE:** Interrupt Enable for TXIF.
 - TXEN:** Transmit Enable signal to the TSR Register.
 - TX9:** Signal from TX9D to the TXREG Register.
 - TRMT:** Transmitter Ready signal to the Pin Buffer and Control.
 - SPEN:** Serial Port Enable signal to the Pin Buffer and Control.

The diagram illustrates the USART module architecture. It starts with the **Baud Rate Generator** (dashed box) which takes F_{osc} as input and outputs $x64$ Baud Rate CLK to the **SPBRG** register. The SPBRG output is divided by $\div 64$ or $\div 16$ before entering the **Data Recovery** block. The **Pin Buffer and Control** block receives **RC7/RX/DT** and **SPEN** signals. The **Data Recovery** block outputs to the **RSR Register** (dashed box), which also receives **CREN** and **OERR** signals. The RSR Register has bits **STOP (8)**, **7**, **...**, **1**, **0**, and **START**. The **RX9** signal is the AND of the **STOP (8)** and **7** bits. The RSR Register outputs to the **RX9D** and **RCREG Register** (FIFO). The RCREG Register outputs to the **Data Bus** (8 bits) and the **RCIF** interrupt flag. The **Interrupt** signal is the AND of **RCIF** and **RCIE**.